E1554

## 6E1554

B.Tech. VI Sem. (Main/Back) Examination, June - 2022 Information Technology 6IT4-04 Computer Architecture and Organization

Time: 3 Hours

Maximum Marks: 120

ersahilkagyan.com

Min. Passing Marks: 42

## Instructions to Candidates:

Attempt all ten questions from Part A, five questions out of Seven from Part B and Four questions out of Five from Part C.

Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly. Units of quantities used/calculated must be stated clearly.

Use of following supporting material is permitted during examination. (Mentioned in form No. 205)

## Part - A

	(Answer should be given up to 25 words only)		
	All questions are compulsory	(10×2	=20)
X.	What do you mean by computer performance? ①	1.0	(2)
	If the memory is represented in 12 bits × 16 bits then how many	words ca	in be
	accommodated in the memory? (%2)		(2)
3.	Describe subroutine?	1-	(2)
N.	What do you mean by Hit Ratio in cache memory?		(2)
8.	Write a quick note on Interrupt intiated input - output?		(2)
6	Discuss on concept of parallel processing?		(2)
2	Explain the concept of microprogrammed control unit?	9 6	(2)
8.	Convert +1001.11 in 8 bit fraction and 6 bit exponent as per	floating	point
	representation.		(2)
9.	Describe the three fields (Mode, Opcode and Address field) of 16	bit instru	ction
	format.		(2)
10.	Perform selective component over	100	(2)
	A=1011 0110 and B=0110 1110.		
	Part - B	07	

(Analytical/Problem solving questions)

Attempt any five questions (5×8=40)

Draw the flow diagram for the hardware that implements the following statements -

X + yz: AR ← AR + BR
Where AR and BR are two n - bit registers and x y and z are control variable. Include the logic gates for the control function. (Remember that the symbol '+' designates an OR operation in a control or Boolean function but that it represents and arithmetic plus in a micro operation.

2.		at is priority interrupt? Explain Daisy chaining Priority Interrupt's polling log	gic (8)
3.	A n proc spec achi	on - pipeline system takes 100 ns to process a task. The same task can cessed in a six - segment pipeline with a clock cycle of 20 ns. Determine ted - up ratio of pipeline for 200 tasks. What is maximum speed - up that can ieved?	he be (8)
4.	Exp	Matti the functional and of the form	(8)
5.	Exp	state the types of module to the	(8)
6.	The same of the same of the	reference between time the property	(8)
2	Exp	plain significance of data register, address register, instruction register, tempora	iry
	reg	ister, program counter and accumulator in common bus system.	(8)
er	sa	hilkagyan.com Part - C	
		(Descriptive/Analytical/Problem Solving/Design questions)	
	Att	empt any Four questions (4×15=6	0)
1	Per	form Multiplication of -13 and +9 using Booth Algorithm. With the help	of
	W. S. C. C. C.		(5)
2.		igital computer has a common bus system for 8 registers and 16 bits each. It is constructed with multiplexers.	The 15)
	a.	How many selection inputs are there in each multiplexer?	
	b.	How many multiplexers are there in the bus?	
	c.	What size of multiplexers is needed?	
	d.	Draw the diagram of the mentioned problem definition.	
3	Ex	plain the need of cache memory. What is Hit Ratio? Elaborate over the three type	es
		•	5)
4.	pro	by pipeline is useful in processing? Explain instruction pipeline including to occasing steps used in pipeline. Explain speedup, efficiency and through put pelining. Prove that ratio of non pipeline based architecture and pipeline bases thitecture depends upon the no. of segments (k).	in
5.	a.	How many 128×8 RAM chips are needed to provide a memory capacity 2048 bytes?	of 15)
	b.	How many lines of address bus must be used to access 2048 bytes of memo How many of These lines will be common to all chips?	гу?
	C.	How many lines must be decoded for chip select?	
-	d.	Specify the size of the decoders?	
		u .	

6E1554