200	
V	>
O.	)
	>
r	•
Ξ	Ì
-	•

Roll No.

Total No. of Pages :

7E7086

B.Tech. VII -Semester (Main&Back) Examination, Nov. - 2019
Electronics And Comm. Engg.
7EC6.3A VHDL

Time: 3 Hours

Maximum Marks: 80

Min. Passing Marks: 26

## Instructions to Candidates:

Attempt any five questions, selecting one question from each unit. All Questions carry equal marks. (Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly). Units of quantities used/calculated must be stated clearly.

## UNIT-I

- a) What is the difference between CPLD and FPGA? Explain both of them according to their applications. (10)
  - b) What is routing? Explain briefly.

(6)

(OR)

Write about the design flow for ASIC.

(8)

State the difference between synthesis and simulation and explain the logic synthesis in detail. (8)

## UNIT - II

- 2. Define the following in VHDL:
  - i) Entity
  - ii) Architecture www.ersahilkagyan.com
  - iii) Package
  - iv) Configuration

(16)

(OR)

2. What is VHDL? Explain advantage and limitations of VHDL.

(8)

Write short note on

- i. Behavioral Modelling
- ii. Structural modelling.

(8)

7E7086 /2019

(1)

Contd

## UNIT - III

3.	a)	Write a VHDL code for 1:16 line decoder.	æ	(8)
Э.	b)	a: Jos the function	. ·	(0)
		$Y = \overline{ABC} + \overline{ABC} + AB\overline{C}$	) <b>.</b>	
		Impliment the above function using 2:1 multiplexer and also write to	he V	HDL
		(OR)	38	(8)
	Wr	ite a VHDL code for following:	•	11
-		JK flip flop	10"	
		D flip flop using JK flip flop.		
-		T flip flop		
. "		3 - Input XOR gate.	- 1	
. }				(16)
_		UNIT - IV	30	
ږ	y.	What is finite state machine:		(4)
,		Design a moore type FSM to detect 101 non overllaping sequence. Als the synchronous sequential circuit using D - flip flop.	o de	sign (12)
	**	(OR)		
a	)	Write a VHDL code for serial adder.		(8)
b	)	State the difference between mealey and moore type FSM.	*	(8)
		UNIT - V		ű.
а	)	Draw a schematic diagram of data path circuit for multiplier operation		(8)
ь	) .	What problems occur during clock synchronization? Also explain the te	chni	ques
		to avoid them.		(8)
	13	(OR)	70	
A	F	What is memory organization? Explain 6 T SRAM in detail.	ēx	(8)
K	5	How external devices are interfaced with CPU? Explain in detail.		(8)